Skip to content

Technology card

Shipping

Triple-Level Cell NAND

TLC · 3-bit MLC

Three-bit NAND: distinguish cell encoding, 3D construction, write-cache behavior and the endurance rating of the complete SSD.

Glossary entry on hesela.dev · JSON record

Related

In one minute

TLC NAND stores three bits per cell using eight distinguishable threshold-voltage states.

The phrase 3D TLC combines two independent design choices: stacked cells and three-bit encoding. It is not a fourth NAND encoding category. Samsung's 870 EVO provides a concrete naming example: its specification describes V-NAND with 3bit MLC.

Capacity variants within one TLC family can behave differently. In the cited 870 EVO revision, Samsung lists a common cache-assisted sequential-write ceiling but different rates after the TurboWrite region. The table is a vendor specification example, not a Hesela measurement or a statement about every TLC drive.

Do not interpret a TBW warranty limit as the instant the NAND will fail. The EVO datasheet ties warranty coverage to time or written bytes, whichever comes first. Use the particular capacity and revision, and distinguish the rating from observed reliability.

For a sustained-write comparison, record drive fill, firmware, workload, temperature and the measured interval. Report the throughput over time and identify whether writes stayed in a cache-assisted region. A short burst result cannot by itself describe a long transfer.

TLC and QLC are alternatives with different design trade-offs, not a mandatory replacement sequence. Start with the application's write volume, latency requirements and recovery guarantees, then verify the complete device. No market-share estimate is inferred from these component descriptions.

Compared to neighbors

The example below shows why even a single TLC product family needs capacity-specific specifications.

Samsung 870 EVO, Revision 1.1, page 3 note 3. Vendor sequential-write specifications in decimal MB/s, not independent measurements.
CapacityBurst, up to (MB/s)After cache (MB/s)
250 / 500 GB530300
1 / 2 / 4 TB530530

Uncertainty notes

  • The cited Samsung revision covers these capacities only; it is not a current-product inventory.
  • No generic TLC program/erase count, retention duration or fleet failure rate is claimed.

Sources

  1. 01KIOXIA - Multi-level cell technology, threshold distributions and multilayering · accessed 2026-10-16
  2. 02Micron - Choosing the right NAND, MLC/TLC/QLC and managed NAND sections · accessed 2026-10-16
  3. 03KIOXIA - How Does Endurance Work in SSDs?, March 2021, pages 2-4 · accessed 2026-10-16
  4. 04Samsung - 870 EVO datasheet, Revision 1.1, page 3 and notes 2-3, 5-8 · accessed 2026-10-16